

	U	I	Document ID	Iss	Title	Current	Cl
1	☑	☐	US 20040210857	20	Method for optimal driver selection	716/2	71
2	☑	☐	US 20030204822	20	Digital logic optimization using selection operators	716/2	71
3	☑	☐	US 20030200510	20	Digital circuits using universal logic gates	716/1	
4	☑	☐	US 20030177457	20	Optimization of digital designs	716/3	71
5	☑	☐	US 20030149953	20	Integrated circuit cell library	716/17	
6	☑	☐	US 20030126579	20	Digital design using selection operations	716/18	
7	☑	☐	US 6792589 B2	20	Digital design using selection operations	716/18	71
8	☑	☐	US 6779158 B2	20	Digital logic optimization using selection operators	716/3	71
9	☑	☐	US 6779156 B2	20	Digital circuits using universal logic gates	716/1	71
10	☑	☐	US 6754877 B1	20	Method for optimal driver selection	716/2	71
11	☑	☐	US 6701507 B1	20	Method for determining a zero-skew buffer insertion point	716/10	32
12	☑	☐	US 6701506 B1	20	Method for match delay buffer insertion	716/10	32
13	☑	☐	US 6698006 B1	20	Method for balanced-delay clock tree insertion	716/10	71
14	☑	☑	US 6591407 B1	20	Method and apparatus for interconnect-driven optimization of	716/10	71